Gate Level Synthesis: Signals

Hi, I'm facing a mismatch between my design's functional simulation and the synthesized circuit, so I thought gate level simulation would be a good start! The difficulty that I'm facing is that...