Full compulation for large IO pins

--- Quote Start ---

If you have large busses where bits interact with a large number of other bits, then the routing (and timing) will suffer. FPGAs benefit from pipelining, so often a design with high latency get process much more data than a huge parrallel implementation with low latency.

--- Quote End ---

So in that case, would inserting more pipelines would help?