Forum Discussion
Altera_Forum
Honored Contributor
13 years agoDon't use a signal as clock, this brings up timing errors. Try to make the complete logic work synchronously inside the always @(posedge clk) block.
Don't use a signal as clock, this brings up timing errors. Try to make the complete logic work synchronously inside the always @(posedge clk) block.