Forum Discussion

awaissman's avatar
awaissman
Icon for New Contributor rankNew Contributor
2 years ago
Solved

FPGA example design for Agilex 7 with HPS connected to SDRAM

I am trying to create design for the Agilex HPS SDRAM and I'm running into issues. Does anyone have any experience with this and may be know where i can find design example? I found some references...
Platform
  • awaissman's avatar
    awaissman
    Icon for New Contributor rankNew Contributor
    2 years ago

    Hi Adzim,

    I wish I could find it on my own.
    This is what I looked at and I am wondering why no similar reference designs are available at Intel site.
    I am in the process of building it with Quartus version 24.1.0.
    Successfully complete updating all IP's and waiting for completion.
    Again thanks.
    Albert,
    • sstrell's avatar
      sstrell
      Icon for Super Contributor rankSuper Contributor
      2 years ago

      All HPS-related design examples and code are at Rocketboards, so you won't find them at the Intel web site.

      • awaissman's avatar
        awaissman
        Icon for New Contributor rankNew Contributor
        2 years ago

        This is understood able, what i meant is why Intel do not provide any HSP design reference on Intel side.

        You can find plenty references designs for Nios but not for HPS.

        Thanks,