Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

floating number with synthetisable vhdl code

Hi, I have to use floating number with my VHDL code wich wille be implemented in a de2 card so how can I use floating point?? I have seen that this method use number between (-128)et 127 if I...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

You cannout use the IEEE floating library very well in quartus, because your maximum clock speed would be very very slow (maybe 25MHz if you're lucky). The Altera FP cores are pipelined so speeds >300MHz should be possible.