Altera_Forum
Honored Contributor
11 years agoFitter Failed--Quartus II- Version 12.0-- Total Memory Bits usage 0%, LE usage 1232%
Hello,
I am trying to synthesis a 2KB Ram( with 1024 locations and 16 bit data respectively), in VHDL using Quartus 2 version 12.0 in a 32 bit windows 7 operating system. I am getting message as flow failed, and getting error as cannot fit design, and from the report, what I understand is the tool is trying to compile the design using LE's instead of block rams. Is there any way or option that I can change in the tool, and hence use total memory bits, instead of LEs?. Here is the report that I am getting. Flow Status Flow Failed - Mon Feb 16 16:51:05 2015 Quartus II 32-bit Version 12.0 Build 232 07/05/2012 SP 1 SJ Web Edition Revision Name ping_pong_buffer Top-level Entity Name ping_pong_buffer Family Cyclone II Device EP2C5F256I8 Timing Models Final Total logic elements 56,779 / 4,608 ( 1232 % ) Total combinational functions 24,009 / 4,608 ( 521 % ) Dedicated logic registers 32,826 / 4,608 ( 712 % ) Total registers 32826 Total pins 33 / 158 ( 21 % ) Total virtual pins 0 Total memory bits 0 / 119,808 ( 0 % ) Embedded Multiplier 9-bit elements 0 / 26 ( 0 % ) Total PLLs 0 / 2 ( 0 % ) Thanks, Manoj