Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

FIFO memory- code help

Hi! I need to make a FIFO memory in VHDL (XILINX) and I tryed a lot, but I have some problems and I can't understand what's wrong! :( I need to make PUSH and POP and to say when the memory is FULL...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

First of all, this is an altera forum, so we cannot help you with xilinx specific problems.

Secondly - have you written a testbench and simulated this code?

--- Quote End ---

I simulated this code and the problem its that when I want to make PUSH I need to wait for 2 clocks to make it (not 1...) and when I want to make POP it's similar but only for the first POP!