Failed Paths

--- Quote Start ---

Here one hold violation

-10.661 ns Address_Rx_Updated:inst28|inst14[0] de_staffatore_flip_1:inst42|inst56 RCLK RCLK 0.000 ns 14.645 ns 3.984 ns

All the two registers are clocked with the same clock RCLK, but the first register is a signal addressing a multipexer, the second is a register where i read a data passing through the same multiplexer.

How is important this?

Thanks.

--- Quote End ---

Hi,

it looks to me that you have a large clock skew, because your required P2P requirement is

14.645 ns.

Please select one row in the result tab, right mouse clock, choose "List Path".

Expand all "+" signs and post the result or attache it.

Kind regards

GPK