Altera_ForumHonored Contributor15 years agoextracting TimeQuest DDR3 parameters for Hyperlynx Hi all, I’m extracting my fpga timings for a Hyperlynx simulation Did anyone make a Tcl script for these parameters extraction? It can be handy GuyCreating HyperLynx DDRx Memory Controller Timing Model.pdf1.3 MB
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG