Forum Discussion
Altera_Forum
Honored Contributor
9 years agohttp://www.alteraforum.com/forum/attachment.php?attachmentid=13168&stc=1
You will find enclosed my code file I have fixed these errors by passing from vector to unsigned but :( Here my process : Plz can you clarify me more about this process -- purpose: Compute shifts shift_proc: process (clk, start) is begin -- process if start = '0' then shift_p <= (others => '1'); shift_w <= (others => '0'); p_addr <= to_unsigned(root_addr, 16) + to_unsigned(hash_length, 16); elsif clk'event and clk = '1' then -- rising clock edge if leftright = leftright_buf then shift_p <= resize(2*shift_left, MEM_WIDTH); shift_w <= shift_w + shift_p; else shift_w <= resize(2*shift_left, MEM_WIDTH); shift_p <= shift_w + shift_p; end if; p_addr <= p_addr - shift_p*hash_length; if leaf='0' then w_addr <= p_addr - shift_w*hash_length; else w_addr <= p_addr - (unsigned(w_beta)/2)*hash_length - (shift_w-(unsigned(w_beta)/2))*block_length; end if; end if; end process; p_addr <= p_addr - shift_p*hash_length; w_addr <= p_addr - shift_w*hash_length; w_addr <= p_addr - (unsigned(w_beta)/2)*hash_length - (shift_w-(unsigned(w_beta)/2))*block_length;