RamshankarNew Contributor1 year agoEventhough my verilog code is correct it is showing me a syntax error Show More
sstrellSuper Contributor1 year agoYour declaration calls it counter_cout but you're using it as counter_out. The names don't match.
Recent DiscussionsQPP 26.1.0 Tools->Generate Simulator Setup Script produces no outputNew Quartus Prime License - Missing Device and FeaturesIP Base Suite (NCO, FFT & FIR) not included in ASAP licensesConnection bit order between hierarchyA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generator