Forum Discussion
Altera_Forum
Honored Contributor
15 years agoBut I thought this should belong synthesis subset, because Quartus can synthesise functions into a logic.
I wanna it works ... :cry: I just wanted to use it like in AHDL (something like a=DFF(d,clk,,)). Why don't Altera do some mechanism of using this construction for VHDL?