error:Port "enable" does not exist in primitive "latch" of instance "u0"

When i was simulating my VHDL coding in Quartus II web edition i am getting the following errors: Error:Port "enable" does not exist in primitive "latch" of instance "u0" Error:can't elaborate u...