Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Error: Port "B" does not exist in primitive "OR2" of instance

When attempting to compile the following code in Quartus entity Pulse_Gen is port(Clock : in std_logic; Reset : in std_logic; PulseOut : out std_logic); end Pulse_Ge...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

why not just write it out in VHDL? or are you sure you want to use a structural load of VHDL at a very low level?

if you're not, just do this: 


IReset <= Qaux(11) or Reset;