Error CODE VHDL in Structural model

Hi All. I am new VHDL and I see a error when coding: Can YOU help me! Error (10348): VHDL type mismatch error at DDS_test.vhd(37): type of formal parameter "out_cos" does not match port type o...