Forum Discussion
Altera_Forum
Honored Contributor
15 years agoBesides P also A and B multiple drivers. They are driven in two places, in the first process and in one of the component instances c1-c3. This is like shorting to logic outputs, it's not allowed by VHDL syntax rules. You have to decide, which side is intended to drive the respective nets.