Enabling Avalon MM Transfers with Flow Control

I'm new to FPGA development so be gentle. I have a question about how to enable flow control transfers between Avalon MM components. The following passages from the Quartus II 8.0 Handbook...