Enable input tri-state on active configuration pins in user mode

I'm making a design with a Cyclone IV EP4CE22F17 (256 pin FPGA). It should have 153 user I/O (Although Quartus 9.1 SP2 says 154), and I need them all 153. In PS mode, that is possible. Only D...