Altera_ForumHonored Contributor15 years agoEmbedded Multiplier vs Logic Elements Hi everybody, I have a question on the synthesis of a multiplier written in VHDL. I have a module (in VHDL) which uses several multipliers. But when I run the Quartus compilation, thoses m...Show More
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: