Altera_ForumHonored Contributor12 years agoEdge detection VHDL (what's the best solution) Hello everybody Well for Edge detection we always use C language because it's much easier to code the algorithm !! What do you think is the best solution that can be coded in VHDL for edg...Show More
Altera_ForumHonored Contributor12 years agoI suggest the same as ^ matlab to model/sim before you get to the VHDL
Recent Discussionshow to reduce clock skew between synchronous clockDuplicate_hierarchy_depth / duplicate_registerQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?