EDA netlist writer output

Question

Greetings...

When I run the EDA Netlist Writer for a Cyclone III project I get these files:

seq4_6_1200mv_85c_slow.vho

seq4_6_1200mv_0c_slow.vho

seq4_min_1200mv_0c_fast.vho

seq4.vho

seq4_6_1200mv_85c_vhd_slow.sdo

seq4_6_1200mv_0c_vhd_slow.sdo

seq4_min_1200mv_0c_vhd_fast.sdo

seq4_vhd.sdo

I understand that the file extensions specify core voltage and temperature, but what conditions apply for the files without extensions (seq.vho and seq4_vhd.sdo)?

Thanks,

John

altera_forum · Answer

the .vho files are the post-fit HDL netlist of your design and the SDO files are "standard delay format output" files which hold the timing information for use in simulation.

altera_forum · Answer

--- Quote Start ---

To perform gate-level timing simulation, the ModelSim or ModelSim-Altera software

requires information about how the design was placed into device-specific

architectural blocks. The Quartus II software provides this information in the form of

a *.vo file for Verilog HDL designs and a *.vho file for VHDL designs. The

accompanying timing information is stored in the *.sdo file, which annotates the

delay for the elements found in the *.vo file or *.vho file.

--- Quote End ---

from the Quartus II Handbook section on ModelSim:

http://www.altera.com/literature/hb/qts/qts_qii53001.pdf

altera_forum · Answer

Thanks very much for your reply. I was trying to ask a more specific question:

The file seq4_6_1200mv_85c_vhd_slow.sdo

is for speed grade 6, 1200 mV core voltage, and 85 C.

But what about the file seq4.vho? Is this for some default conditions? What conditions?

-John

altera_forum · Answer

The vho file is just a post fit netlist.  There are no default conditions for a vho file.  The vho is the functional part and the sdo is the timing part.  Only the timing part has the conditions for speed grade, core voltage and temp.

altera_forum · Answer

Thanks.  So what conditions pertain to the file seq4_vhd.sdo?  If there is no timing info in the .vho files, then what is the difference between the 4 .vho files that are generated? -John

Forum Discussion

EDA netlist writer output

7 Replies

Recent Discussions

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5