Altera_ForumHonored Contributor16 years agoDomain crossing of related clocks I have been trying to figure out how to constrain a path of data between a 100MHz clock and a 25MHz clock that is generated by counter driven by the 100MHz clock. I have tried #set_mult...Show More
Altera_ForumHonored Contributor16 years agoThis is what I see if I don't constrain the crossing.mlat_top_level - Path #1- Hold slack is -4.591 (VIOLATED) - Waveform.JPG81 KB
Recent DiscussionsAutomatically added negative node for TDS output doesn't work with Agilex 5Design Space Explorer - *** Fatal Error: Access Violation at 0X000000001E19EB30Tensor block usageError (169008): Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N[1]Highlight similar instances of a selected word fails when scrollingSolved