Doh! My PLLs lose lock. Crosstalk?

I'm having a battle with my Cyclone II FPGA. I am using Quartus 9.1 web version to create a LVDS data deserialiser/sequencer for an industrial camera. The image sensor has active and idle mode...