Forum Discussion

KeyEng's avatar
KeyEng
Icon for New Contributor rankNew Contributor
7 months ago

Does Max 10 need "derive_pll_clocks" in constraint file

Below is from "Quartus® Prime Pro Edition User Guide": Note: Only Arria 10 and Cyclone® 10 GX devices support the Derive PLL Clocks (derive_pll_clocks) constraint. For all other supported devices, ...
Timing
KennyT_altera's avatar
KennyT_altera
Icon for Super Contributor rankSuper Contributor
7 months ago

Only Stratix 10, Agilex 7, and Agilex 5 devices do not require derive_pll_clocks in the .sdc file. For all other Intel FPGA devices, including MAX 10, the use of derive_pll_clocks is required unless PLL-generated clocks are explicitly constrained using create_generated_clock.


  • FvM's avatar
    FvM
    Icon for Super Contributor rankSuper Contributor
    7 months ago
    Don't refer to Quartus Pro user guide for devices only supported by Quartus Standard.