Altera_Forum
Honored Contributor
Honored Contributordivide the internal clock
Hello I'm trying to divide the intern oscillator to obtain a frequency around 1Khz.
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY work;
entity ClockGene ...
