Forum Discussion
Altera_Forum
Honored Contributor
15 years agoI typically compile the component as the top level and assign the ports to virtual I/O. This will prevent the fitter from taking my registers and cramming them into the I/O of the device. This will give you a worst case resource utilization number since when your component is in a real system the synthesis engine can perform various packing optimizations with other surrounding logic.