Design Stops Working When Modifying Unrelated Code

Hey there, I am experiencing some very strange behaviour with the FPGA implementation of my VHDL project. What I am designing is an implementation of an old 8-bit CPU. I have created...