Design Compilation Error in quartus prime

Hi, I am beginner to quartus prime. I am facing an error as shown below: ID:21358 Verilog HDL error at <location>: '<string>' is not a port but the port is already declared as input Error(21358):...