Altera_Forum
Honored Contributor
14 years agoderive pll clock
My sdc file has a derive_pll_clock to constrain the pll output clocks.
How do I use the pll output 0 clock to constrain an input signal. I have tried the following which does not work create_generated_clock -name {clk1} -divide 1 -source {pllinputclk1} [getnets {plloutput0}] set_input_delay -clock clk1 1 [get_ports {pin1}] Fit tells me that it ignored the create_generated_clock due to empty target, which make pin1 unconstrained since clk1 does not exist. So how do I create a clk1?