Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributordeclaring objects in verilog
sorry wrong post
1 Reply
Altera_ForumYou are looking for signals in a submodule bfm_common that is never called or defined.
Honored Contributorsorry wrong post
Honored ContributorYou are looking for signals in a submodule bfm_common that is never called or defined.
