Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Quartus® Prime

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

declaring objects in verilog

sorry wrong post

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    10 years ago

    You are looking for signals in a submodule bfm_common that is never called or defined.

Recent Discussions

  • RayVisperas's avatar
    Quartus - Users getting license Notification with new license applied
    1 hour ago
    RayVisperas
  • JonasHB's avatar
    Quartus 13.1 including Signal Tap License
    1 hour ago
    JonasHB
  • seilgu's avatar
    Installer cannot establish connection with SSL error
    8 hours ago
    seilgu
  • zjj's avatar
    how to reduce clock skew between synchronous clock
    9 hours ago
    zjj
  • viktormyhome's avatar
    Error (169008): Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N[1]
    10 hours ago
    viktormyhome
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo