Altera_Forum
Honored Contributor
Honored Contributordeclaring objects in verilog
sorry wrong post
Forum Discussion
Altera_ForumHonored Contributor
Honored ContributorYou are looking for signals in a submodule bfm_common that is never called or defined.
