Altera_ForumHonored Contributor10 years agoDe2 Verilog HDL LCD coding problem Good day. we are currently doing a project using altera de2 that requires us to use the lcd. we have 3 .v files and VErilog3 is our top module. module Verilog3( //////// CLOCK //////...Show More
Altera_ForumHonored Contributor10 years agoI think you should use SignalTap II tool for debugging your problem. Long.
Recent DiscussionsUSB-BlasterII mounts as "USB-Blaster variant"Duplicate_hierarchy_depth / duplicate_registerQuartus messages web search goes to IntelSolvedhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license applied