Forum Discussion

Honored Contributor

8 years ago

DCFIFO readings incorrect using different reading clock

Hi, I am attempting to use DCFIFO megafunction in my design, but two problems met: 1. the rdempty signal always keep high, and rdusew signals don't function, too. so I can't read data fro...

Altera_Forum

Honored Contributor

8 years ago

Hi,

Debug individual blocks so you can find the mistake.

Understand the timing diagram from the https://www.altera.com/en_us/pdfs/literature/ug/archives/ug-fifo-15.1.pdf and try to compare with your code.

Can you attach .v file.

Anand Raj Shankar

(This message was posted on behalf of Intel Corporation)

Forum Discussion

DCFIFO readings incorrect using different reading clock

Recent Discussions

Once again about CTRL+L

Unable to download Quartus

Quartus Prime 25.1 installation issue

Quartus 13.1 including Signal Tap License

Free Agilex3 license is non-commercial?