Data+clk path through (constraints)

Hi, Im trying to specify timing constraints for a simple design but i dont know how to fully complete the constraints. I still have unconstrained paths: 'clk_in' and 'clk_out' rep...