Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Data memory using LPM_RAM_DQ

Hi all! I have a problem in using LPM_RAM_DQ to make a datamemory for MIPS Pipeline R3000. I've tried the following VHDL code : entity data_memory is port ( clock : in std_logic; ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Ohh i see, so I won't be able to use lpm_ram_dq for realizing 32-bits address for a data memory? is there any alternative for it?