daft question about Verilog parameter

Oh boy...

I now have the problem where I change the parameter assignment within the Verilog source file, re-compile the entire project and discover that resulting module has the old parameter assignment. I can see this by looking at hierarchy, then mousing over the module name - a parameter list pops up for that module...

Almost sounds like a caching problem.

Any thoughts welcome.

-Mark