Cyclone III asynchronous input signal synchroinization problem.

Good that your design is working.

It's possible to use both edges of the system clock, but rarely useful.

It would try with single edge and higher speed. If you want to "slow down" specific registers, e.g. to debounce an input, you better use a clock enable, a signal that ia active for 1 out of N clock cycles.