JCraiNew Contributor7 years agoCross Talk of LVDS Pin from SE IO is too high Hi, I am creating a project for the Cyclone V A5 F23 device, I am using all true lvds receiver pins in bank 3B and 4A. I have added other control single ended IO to both bank 3B and 4A but am gettin...Show More
Rahul_S_Intel1Frequent Contributor7 years agoHi ,Can you please try the auto placement option.Regards,Rs
Recent DiscussionsNo access to the Self Service Licensing Center (SSLC)Free Agilex3 license is non-commercial?Quartus Prime 25.1 installation issueQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGrecovery timing issue