Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

create user IP with inside-fixed placement (like LogicLock)?

Hi, for a time-to-digit block i.e. Vernier delay line for pulse timing interpolation measurements, is there some way in Quartus Web Edition for creating custom user IP with a fixed inner relative pla...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

I think it is possible but with the X11_Y22.

It is easily doable inside generate statements in both VHDL and Verilog