Altera_ForumHonored Contributor12 years agocreate different clocks at Test Bench Hi , i create 2 different clocks at Test Bench : 1. clk_25M - clk_period = 1/25 MHz = 40 nsec 1. clk_100M - clk_period = 1/100 MHz = 10 nsec At Model Sim I see correct wave of clk_25M ....Show Moremultiple-attachments.zip6 KB
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG