Altera_ForumHonored Contributor12 years agocreate different clocks at Test Bench Hi , i create 2 different clocks at Test Bench : 1. clk_25M - clk_period = 1/25 MHz = 40 nsec 1. clk_100M - clk_period = 1/100 MHz = 10 nsec At Model Sim I see correct wave of clk_25M ....Show Moremultiple-attachments.zip6 KB
Recent DiscussionsReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational pathInvalid license key (inconsistent authentication code)memory infer