Altera_ForumHonored Contributor12 years agocreate an include file in modelsim Other recipients: I am trying to create a macro file in modelsim. The file extension I need is .vh (Verilog include file). However, when I choose the file type as macro, I got a...Show More
Recent DiscussionsTiming analysis - long combinational pathtiming violation fixIssues with downloadingQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap features