Counter implementation in Quartus II 7.2

Hi there, This code http://www.altera.com/support/examples/verilog/ver-counter.html?gsa_pos=5&wt.oss_r=1&wt.oss=counter%20code results the attached RTL view. I wonder why the Adder is used in...