Correctly using generate statements?

I'm trying to make a register in VHDL real quick. I have a simple DFF that I'm accessing as a component like so: ARCHITECTURE Structure OF sixteenbitreg IS Signal output : STD_LOGIC_VECTOR(...