Forum Discussion
TingJiangT_Intel
Contributor
1 year agoTo figure out your question, you are using fifo ip to perform asyn fifo function but there are timing violations in timing analyzer right?
If so can you share your project archived, you can remove your RTL file but please make sure the timing path can be showed in timing analyzer thanks.