Constraining Tco of source synchronous clock output

I have an FPGA design that drives an SDRAM memory. The FPGA provides the clock to the SDRAM on an output pin, which is generated internally on a PLL. My question is what is the proper way to constrai...