Constraining Source Sync DDR I/F with A/D converter

Does anyone have an example design that shows how to constrain the interface of a DDR A/D, such as the ads5463 (http://focus.ti.com/docs/prod/folders/print/ads5463.html)?