Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Constraining internal logic?

I have a bug somewhere in my design that causes data loss. All I/O has properly been constrained and verified ok. When compiling in LAI (Logic Analyzer Interface) configuration in my design (so i can...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Have you added a clock frequency requirement?

Does Time Quest report that it is meeting the clock requirement?