Constraining a source synchronous, SDR, center aligned Input

I'm running mad with this: I want to connect a Texas Instruments TLK2201 to my FPGA (Cyclone IV). This Ethernet-Serdes has got a Ten-Bit-Interface (TBI) with center aligned Data at 125MHz. The ...