Connecting the ports of the tb and DUT

Hi All, I am connecting the ports of my testbench which is written in UVM and my DUT which is in System verilog. the way I am connecting is as below: scheduler_top sch(.clock(clock), ...