Confusion about RTL viewer of Verilog Code: DATAIN of a latch has no connection

I'm a newbie to FPGA design and Quartus ii. I am quite puzzled about the synthesis results of the following code. Here is the code: module sram(Din, CS, WR, Dout); input CS, WR; // CS: chip selec...